

**Amendments to the Claims:**

This listing of claims will replace all prior versions, and listings of claims in the application:

**Listing of Claims:**

1           Claim 1. (currently amended) A memory controller, comprising:  
2           at least one bus interface, each bus interface being for connection to at least one  
3   respective devices for receiving memory access requests;  
4           a memory interface, for connection to a memory device; and  
5           control logic, for placing received memory access requests into a queue of  
6   memory access requests, wherein, when a memory access request is a read access request which  
7   requires multiple bursts of data to be read from the memory device, the control logic calculates  
8   the number of required data bursts and a starting address for each burst, and places the respective  
9   memory access requests into the queue of memory access requests such that back-to-back  
10   SDRAM read bursts can be performed, wherein the control logic determines whether the read  
11   access request is for data that can be delivered in a single burst of data, or for data that requires  
12   multiple bursts of data.

1           Claim 2. (original) A memory controller as claimed in claim 1, wherein, when a  
2   memory access request is a read access request which requires multiple bursts of data to be read  
3   from the memory device, the calculated starting address for a first of said required data bursts  
4   comprises a row address and a column address, and the calculated starting address for a second  
5   and any subsequent required data bursts comprises a column address but no row address.

1           Claim 3. (original) A memory controller as claimed in claim 2, wherein the  
2   calculated starting address for the first of said required data bursts further comprises a chip select  
3   indication.

1           Claim 4. (original) A memory controller as claimed in claim 1, comprising a  
2 plurality of bus interfaces, wherein memory access requests received from different bus  
3 interfaces may be placed into the queue of memory access requests with different priorities.

1           Claim 5. (original) A memory controller as claimed in claim 1, comprising a  
2 plurality of bus interfaces, wherein memory access requests received from different bus  
3 interfaces may be placed into the queue of memory access requests with priorities determined in  
4 such a way as to maximise efficient usage of a memory bus connected to the memory interface.

1           Claim 6. (currently amended) In a memory controller, comprising at least one bus  
2 interface, each bus interface being for connection to at least one respective device for receiving  
3 memory access requests; and a memory interface, for connection to a memory device; the  
4 method comprising:

5           determining from a memory access request if the memory access request requires  
6 a single burst of data, or multiple bursts of data to be read from the memory device;

7           when a memory access request is a read access request which requires multiple  
8 bursts of data to be read from the memory device, calculating the number of required data bursts  
9 and a starting address for each burst, and

10           placing the respective memory access requests into a queue of memory access  
11 requests such that back-to-back SDRAM read bursts can be performed.

1           Claim 7. (original) A method as claimed in claim 6, comprising, when a memory  
2 access request is a read access request which requires multiple bursts of data to be read from the  
3 memory device, calculating said starting address for a first of said required data bursts  
4 comprising a row address and a column address, and calculating said starting address for a  
5 second and any subsequent required data bursts comprising a column address but no row  
6 address.

1           Claim 8. (original) A method as claimed in claim 7, comprising calculating said  
2 starting address for the first of said required data bursts comprising a chip select indication.

1           Claim 9. (original) A method as claimed in claim 6, in a memory controller  
2 comprising a plurality of bus interfaces, comprising  
3           placing memory access requests received from different bus interfaces into the  
4 queue of memory access requests with different priorities.

1           Claim 10. (original) A method as claimed in claim 6, in a memory controller  
2 comprising a plurality of bus interfaces, comprising placing memory access requests received  
3 from different bus interfaces into the queue of memory access requests with priorities determined  
4 in such a way as to maximise efficient usage of a memory bus connected to the memory  
5 interface.

1           Claim 11. (currently amended) A memory controller, comprising:  
2           at least one first bus interface, for connection to a master device for receiving  
3 memory access requests and for transmitting data to the master device;  
4           a second bus interface, for connection to a memory device, such that data can be  
5 retrieved from the memory device in data bursts;  
6           control logic, for receiving memory access requests from the ~~or each~~ first bus  
7 interface, and for calculating a required number of data bursts needed to deal with each received  
8 memory access request, and for determining if the memory access requests require a single data  
9 burst or multiple data bursts; and  
10           a queue store, for storing data relating to required data bursts,  
11           wherein the control logic stores data in the queue store, relating to each of the  
12 required number of data bursts.

1           Claim 12. (original) A memory controller as claimed in claim 11, wherein the  
2 control logic stores data in the queue store, relating to each of the required number of data bursts,  
3 such that the data bursts corresponding to a received memory access request can be retrieved  
4 without incurring a separate read latency for each data burst.

1           Claim 13. (original) A memory controller as claimed in claim 11, wherein the  
2 control logic stores data in the queue store, indicating that the required number of data bursts  
3 correspond to a single received memory access request.

1           Claim 14. (new) A memory controller as claimed in claim 11, wherein the control  
2 logic prioritizes the memory access requests based on bus interface type, or single burst, or  
3 multiple burst.

1           Claim 15. (new) A memory controller as claimed in claim 11, wherein the control  
2 logic determines from the memory access requests a burst length or a burst type.

1           Claim 16. (new) A memory controller as claimed in claim 1, wherein the multiple  
2 bursts of data are provided within one successive clock cycle.

1           Claim 17. (new) A memory controller as claimed in claim 1, wherein control  
2 logic determines if the read access requires a incrementing burst type of wrapping burst type.

1           Claim 18. (new) A memory controller as claimed in claim 1, wherein when a  
2 multiple bursts of data are required, after a first data burst, a starting address for subsequent data  
3 bursts are derived from the column address values for each of the subsequent bursts.

1           Claim 19. (new) A method as claimed in claim 6, wherein placing the respective  
2 memory access requests into the queue comprises queuing the memory access requests that  
3 require multiple bursts together so read latency is incurred only once.

1           Claim 20. (new) A method as claimed in claim 6, wherein determining comprises  
2 determining the burst length or the burst type.